| 降低嵌入式系统功耗设计方法的研究 |
| |
| 引用本文： | 潘宇,李伟. 降低嵌入式系统功耗设计方法的研究[J]. 白城师范学院学报, 2010, 0(6): 33-35 |
| |
| 作者姓名： | 潘宇 李伟 |
| |
| 作者单位： | 白城师范学院物理系; |
| |
| 摘 要： | 在嵌入式系统的设计中,如何有效地降低系统的功耗,是设计师必须面对的问题,本文主要从处理器工作方式、电压变化结构及编译优化等方面入手,就如何降低嵌入式系统功耗的问题进行了分析论证.
|
| 关 键 词： | 嵌入式系统 低功耗设计 访问方式 编译优化 |
On Reducing Power Consumption of Embedded System |
| |
| PAN Yu,LI Wei. On Reducing Power Consumption of Embedded System[J]. Journal of Baicheng Normal College, 2010, 0(6): 33-35 |
| |
| Authors: | PAN Yu LI Wei |
| |
| Affiliation: | PAN Yu,LI Wei(Department of physics,Baicheng Normal college,Baicheng 137000,China) |
| |
| Abstract: | In the designing of embedded system,how to effectively reduce power consumption is the problem that designer has to confront.The article mainly analyzes systematic power consumption through the working ways of treater,the structure of voltage variation and compiler optimization. |
| |
| Keywords: | embedded system low-power consumption design access mode compiler optimization |
| 本文献已被 CNKI 维普 等数据库收录！ |
|
